



### FEATURES

- Integrated NV SRAM, real time clock, crystal, power-fail control circuit and lithium energy source
- Clock registers are accessed identical to the static RAM. These registers are resident in the eight top RAM locations.
- Century byte register
- Totally nonvolatile with over 10 year of operation in the absence of power
- BCD coded century, year, month, date, day, hours, minutes, and seconds with automatic leap year compensation valid up to the year 2100
- Battery voltage level indicator flag
- Power-fail write protection allows for  $\pm 10\%$  Vcc power supply tolerance
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time
- DIP Module only
  - Standard JEDEC bytewise 8k x 8 static RAM pinout
- PowerCap<sup>®</sup> Module Board only
  - Surface mountable package for direct connection to PowerCap containing battery and crystal
  - Replaceable battery (PowerCap)
  - Power-On Reset Output
  - Pin for pin compatible with other densities of DS174XP Timekeeping RAM


### ORDERING INFORMATION



### PIN ASSIGNMENT



28-Pin Encapsulated Package  
(700-mil Extended)



34-Pin Powercap Module Board  
(Uses DS9034PCX Powercap)

### PIN DESCRIPTION

A0-A12	-Address Input
CE	-Chip Enable
CE2	-Chip Enable 2 (DIP Module only)
OE	-Output Enable
WE	-Write Enable
Vcc	-Power Supply Input
GND	-Ground
DQ0-DQ7	-Data Input/Output
NC	-No Connection
RST	-Power-On Reset Output (PowerCap Module board only)
X1,X2	-Crystal Connection
V <sub>BAT</sub>	-Battery Connection

### DESCRIPTION

The DS1743 is a full function, year 2000-compliant (Y2KC), real-time clock/calendar (RTC) and 8k x 8 non-volatile static RAM. User access to all registers within the DS1743 is accomplished with a byte-wide interface as shown in Figure 1. The Real Time Clock (RTC) information and control bits reside in the eight uppermost RAM locations. The RTC registers contain century, year, month, date, day, hours, minutes, and seconds data in 24-hour BCD format. Corrections for the day of the month and leap year are made automatically. The RTC clock registers are double buffered to avoid access of incorrect data that can occur during clock update cycles. The double buffered system also prevents time loss as the timekeeping countdown continues unabated by access to time register data. The DS1743 also contains its own power-fail circuitry, which deselects the device when the Vcc supply is in an out of tolerance condition. This feature prevents loss of data from unpredictable system operation brought on by low Vcc as errant access and update cycles are avoided.

### PACKAGES


The DS1743 is available in two packages (28-pin DIP and 34-pin PowerCap module). The 28-pin DIP style module integrates the crystal, lithium energy source, and silicon all in one package. The 34-pin PowerCap Module Board is designed with contacts for connection to a separate PowerCap (DS9034PCX) that contains the crystal and battery. This design allows the PowerCap to be mounted on top of the DS1743P after the completion of the surface mount process. Mounting the PowerCap after the surface mount process prevents damage to the crystal and battery due to the high temperatures required for solder reflow. The PowerCap is keyed to prevent reverse insertion. The PowerCap Module Board and PowerCap are ordered separately and shipped in separate containers. The part number for the PowerCap is DS9034PCX.

### CLOCK OPERATIONS-READING THE CLOCK

While the double buffered register structure reduces the chance of reading incorrect data, internal updates to the DS1743 clock registers should be halted before clock data is read to prevent reading of data in transition. However, halting the internal clock register updating process does not affect clock accuracy. Updating is halted when a 1 is written into the read bit, bit 6 of the century register, see Table 2. As long as a 1 remains in that position, updating is halted. After a halt is issued, the registers reflect the count, that is day, date, and time that was current at the moment the halt command was issued. However, the internal clock registers of the double-buffered system continue to update so that the clock accuracy is not affected by the access of data. All of the DS1743 registers are updated simultaneously after the internal clock register updating process has been re-enabled. Updating is within a second after the read bit is written to 0.

The READ bit must be a zero for a minimum of 500  $\mu$ s to ensure the external registers will be updated.

**DS1743 BLOCK DIAGRAM Figure 1**



**DS1743 TRUTH TABLE Table 1**

V <sub>CC</sub>	$\overline{CE}$	CE2	$\overline{OE}$	$\overline{WE}$	MODE	DQ	POWER
V <sub>CC</sub> > V <sub>PF</sub>	V <sub>IH</sub>	X	X	X	DESELECT	HIGH-Z	STANDBY
	X	V <sub>IL</sub>	X	X	DESELECT	HIGH-Z	STANDBY
	V <sub>IL</sub>	V <sub>IH</sub>	X	V <sub>IL</sub>	WRITE	DATA IN	ACTIVE
	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	READ	DATA OUT	ACTIVE
	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	READ	HIGH-Z	ACTIVE
V <sub>SO</sub> < V <sub>CC</sub> < V <sub>PF</sub>	X	X	X	X	DESELECT	HIGH-Z	CMOS STANDBY
V <sub>CC</sub> < V <sub>SO</sub> < V <sub>PF</sub>	X	X	X	X	DESELECT	HIGH-Z	DATA RETENTION MODE

### SETTING THE CLOCK

As shown in Table 2, bit 7 of the century register is the write bit. Setting the write bit to a 1, like the read bit, halts updates to the DS1743 registers. The user can then load them with the correct day, date and time data in 24-hour BCD format. Resetting the write bit to a 0 then transfers those values to the actual clock counters and allows normal operation to resume.

### STOPPING AND STARTING THE CLOCK OSCILLATOR

The clock oscillator may be stopped at any time. To increase the shelf life, the oscillator can be turned off to minimize current drain from the battery. The  $\overline{OSC}$  bit is the MSB (bit 7) of the seconds registers, see Table 2. Setting it to a 1 stops the oscillator.

### FREQUENCY TEST BIT

As shown in table 2, bit 6 of the day byte is the frequency test bit. When the frequency test bit is set to logic 1 and the oscillator is running, the LSB of the seconds register will toggle at 512 Hz. When the seconds register is being read, the DQ0 line will toggle at the 512 Hz frequency as long as conditions for access remain valid (i.e.,  $\overline{CE}$  low,  $\overline{OE}$  low,  $\overline{WE}$  high, and address for seconds register remain valid and stable).

### CLOCK ACCURACY (DIP MODULE)

The DS1743 is guaranteed to keep time accuracy to within  $\pm 1$  minute per month at 25 °C. The RTC is calibrated at the factory by ARTSCHIP Semiconductor using nonvolatile tuning elements, and does not require additional For this reason, methods of field clock calibration are not available and not necessary. Clock accuracy is also effected by the electrical environment and caution should be taken to place the RTC in the lowest level EMI section of the PCB layout. For additional information please see application note 58.

### CLOCK ACCURACY (POWERCAP MODULE)

The DS1743 and DS9034PCX are each individually tested for accuracy. Once mounted together, the module will typically keep time accuracy to within  $\pm 1.53$  minutes per month (35 ppm) at 25 °C. Clock accuracy is also effected by the electrical environment and caution should be taken to place the RTC in the lowest level EMI section of the PCB layout. For additional information please see application note 58.



# DS1743/DS1743P Y2KC Nonvolatile Timekeeping RAM

DS1743 REGISTER MAP Table 2

ADDRESS	DATA								FUNCTION/RANGE
	B7	B6	B5	B4	B3	B2	B1	B0	
1FFF	10 Year				YEAR				YEAR 00-99
1FFE	X	X	X	10Mo	MONTH				MONTH 01-12
1FFD	X	X	10 Date		DATE				DATE 01-31
1FFC	BF	FT	X	X	X	DAY			DAY 01-07
1FFB	X	X	10 HOUR		HOUR				HOUR 00-23
1FFA	X	10 MINUTES			MINUTES				MINUTES 00-59
1FF9	$\overline{CEO}$	10 MINUTES			SECONDS				SECONDS 00-59
1FF8	W	R	10 CENTURY		CENTURY				CONTROL 00-39

$\overline{OSC}$ =STOP BIT

W=WRITE BIT

R=READ BIT

X=SEE NOTE BELOW

FT=FREQUENCY TEST

BF=BATTERY FLAG

## NOTE:

All indicate "X" bits are not dedicated to any particular function and can be used as normal RAM bits.

## RETRIEVING DATA FROM RAM OR CLOCK

The DS1743 is in the read mode whenever  $\overline{CE}$  (output enable) is low,  $\overline{WE}$  (write enable) is high, and  $\overline{CE}$  (chip enable) is low. The device architecture allows ripple-through access to any of the address locations in the NV SRAM. Valid data will be available at the DQ pins within  $t_{AA}$  after the last address input is stable, providing that the  $\overline{CE}$ , and  $\overline{OE}$  access times and states are satisfied. If  $\overline{CE}$ , or  $\overline{OE}$  access times and states are not met, valid data will be available at the latter of chip enable access ( $t_{CEA}$ ) or at output enable access time ( $t_{CEA}$ ). The state of the data input/output pins (DQ) is controlled by  $\overline{CE}$ , and  $\overline{OE}$ . If the outputs are activated before  $t_{AA}$ , the data lines are driven to an intermediate state until  $t_{AA}$ . If the address inputs are changed while  $\overline{CE}$ , and  $\overline{OE}$  remain valid, output data will remain valid for output data hold time ( $t_{OH}$ ) but will then go indeterminate until the next address access.

## WRITING DATA TO RAM OR CLOCK

The DS1743 is in the write mode whenever  $\overline{WE}$ , and  $\overline{CE}$  are in their active state. The start of a write is referenced to the latter occurring transition of  $\overline{WE}$ , on  $\overline{CE}$ . The addresses must be held valid throughout the cycle.  $\overline{CE}$  or  $\overline{WE}$  must return inactive for a minimum of  $t_{WR}$  prior to the initiation of another read or write cycle. Data in must be valid  $t_{DS}$  prior to the end of write and remain valid for  $t_{DH}$  afterward. In a typical application, the  $\overline{OE}$  signal will be high during a write cycle. However,  $\overline{OE}$  can be active provided that care is taken with the data bus to avoid bus contention. If  $\overline{OE}$  is low prior to  $\overline{WE}$  transitioning low the data bus can become active with read data defined by the address inputs. A low transition on  $\overline{WE}$  will then disable the outputs  $t_{WEZ}$  after  $\overline{WE}$  goes active.

## DATA RETENTION MODE

The 5-volt device is fully accessible and data can be written or read only when  $V_{CC}$  is greater than  $V_{PF}$ . However, when  $V_{CC}$  is below the power fail point,  $V_{PF}$ , (point at which write protection occurs) the internal clock register and SRAM are blocked from any access. At this time (PowerCap only) the power fail reset output signal ( $\overline{RST}$ ) is driven active and will remain active until  $V_{CC}$  returns to nominal levels. The 3.3-volt device is fully accessible and data can be written or read only when  $V_{CC}$  is greater than  $V_{PF}$ . When  $V_{CC}$  falls below the power fail point,  $V_{PF}$ , access to the device is inhibited. At this time the power fail reset output signal ( $\overline{RST}$ ) is driven active and will remain active until  $V_{CC}$  returns to nominal levels. If  $V_{PF}$  is less than  $V_{SO}$ , the device power is switched from  $V_{CC}$  to the backup supply ( $V_{BAT}$ ) when  $V_{CC}$  drops below  $V_{PF}$ . If  $V_{PF}$  is greater than  $V_{SO}$ , the device power is switched from  $V_{CC}$  to the backup supply ( $V_{BAT}$ ) when  $V_{CC}$  drops below  $V_{SO}$ . RTC operation and SRAM data are maintained from the battery until  $V_{CC}$  is returned to nominal levels. The  $\overline{RST}$  (PowerCap only) signal is an open drain output and requires a pull up. Except for the  $\overline{RST}$ , all control, data, and address signals must be powered down when  $V_{CC}$  is powered down.



# DS1743/DS1743P

## Y2KC Nonvolatile Timekeeping RAM

### BATTERY LONGEVITY

The DS1743 has a lithium power source that is designed to provide energy for clock activity and clock and RAM data retention when the Vcc supply is not present. The capability of this internal power supply is sufficient to power the DS1743 continuously for the life of the equipment in which it is installed. For specification purposes, the life expectancy is 10 years at 25 °C with the internal clock oscillator running in the absence of Vcc power. Each DS1743 is shipped from ARTSCHIP Semiconductor with its lithium energy source disconnected, guaranteeing full energy capacity. When Vcc is first applied at a level greater than V<sub>PF</sub>, the lithium energy source is enabled for battery backup operation. Actual life expectancy of the DS1743 will be much longer than 10 years since no lithium battery energy is consumed when Vcc is present.

### BATTERY MONITOR

The DS1743 constantly monitors the battery voltage of the internal battery. The battery Flag bit (bit 7) of the day register is used to indicate the voltage level range of the battery. This bit is not writable and should always be a 1 when read. If a 0 is ever present, an exhausted lithium energy source is indicated and both the contents of the RTC and RAM are questionable.

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on Any Pin Relative to Ground	-0.3V to +6.0V
Operating Temperature	0 °C to 70 °C
Storage Temperature	-40 °C to +85 °C
Soldering Temperature	See J-STD-020A Specification (See Note 8)

\*This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

### OPERATING RANGE

Range	Temperature	Vcc
Commercial	0 °C to +70 °C	3.3V ±10% or 5V ±10%

### RECOMMENDED DC OPERATING CONDITIONS

(Over the Operating Range)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Logic 1 Voltage All Inputs Vcc=5V ±10% Vcc=3.3V ±10%	V <sub>IH</sub>	2.2		Vcc+0.3V	V	1
	V <sub>IH</sub>	2.0		Vcc+0.3V	V	1
Logic 0 Voltage All Inputs Vcc =5V ±10% Vcc =3.3V ±10%	V <sub>IL</sub>	-0.3		0.8	V	1
	V <sub>IL</sub>	-0.3		0.6	V	1

### DC ELECTRICAL CHARACTERISTICS

(Over the Operating Range; Vcc=5.0V±10% )

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Active Supply Current	I <sub>CC</sub>		15	50	mA	2,3
TTL Standby Current ( $\overline{CE} = V_{IH}$ , CE2=V <sub>IL</sub> )	I <sub>CC1</sub>		1	3	mA	2,3
CMOS Standby Current ( $\overline{CE} \geq V_{CC} - 0.2V$ , CE2 = GND +0.2V)	I <sub>CC2</sub>		1	3	mA	2,3
Input Leakage Current (any input)	I <sub>IL</sub>	-1		+1	μA	
Output Leakage Current (and input)	I <sub>OL</sub>	-1		+1	μA	
Output Logic 1 Voltage (I <sub>OUT</sub> =-1.0mA)	V <sub>OH</sub>	2.4				1
Output Logic 0 Voltage (I <sub>OUT</sub> =2.1mA)	V <sub>OL1</sub>			0.4		1
Write Protection Voltage	V <sub>PF</sub>	4.25		4.50	V	1
Battery Switch-over Voltage	V <sub>SO</sub>		V <sub>BAT</sub>			1,4

### DC ELECTRICAL CHARACTERISTICS

(Over the Operating Range: Vcc=3.3V ±10%)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Active Supply Current	I <sub>CC</sub>		10	30	mA	2,3
TTL Standby Current ( $\overline{CE} = V_{IH}$ )	I <sub>CC1</sub>		0.7	2	mA	2,3
CMOS Standby Current ( $\overline{CE} \geq V_{CC} - 0.2V$ , CE2=GND+0.2V)	I <sub>CC2</sub>		0.7	2	mA	2,3
Input Leakage Current (any input)	I <sub>IL</sub>	-1		+1	μA	
Output Leakage current (any output)	I <sub>OL</sub>	-1		+1	μA	
Output Logic 1 Voltage (I <sub>OUT</sub> =-1.0 mA)	V <sub>OH</sub>	2.4				1
Output Logic 0 Voltage (I <sub>OUT</sub> =2.1mA)	V <sub>OL1</sub>			0.4		1
Write Protection Voltage	V <sub>PF</sub>	2.80		2.97	V	1
Battery Switch-over Voltage	V <sub>SO</sub>		V <sub>BAT</sub> Or V <sub>PF</sub>		V	1,4

### READ CYCLE, AC CHARACTERISTICS

(Over the Operating Range; Vcc =5.0V ±10%)


PARAMETER	SYMBOL	70 ns access		100ns access		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Read Cycle Time	t <sub>RC</sub>	70		100		ns	5
Address Access Time	t <sub>AA</sub>		70		100	ns	5
$\overline{CE}$ to CE2 to DQ Low-Z	t <sub>CEL</sub>	5		5		ns	5
$\overline{CE}$ Access Time	t <sub>CEA</sub>		70		100	ns	5
CE2 Access Time	t <sub>CE2A</sub>		80		105	ns	5
$\overline{CE}$ and CE2 Data Off time	t <sub>CEZ</sub>		25		35	ns	5
$\overline{OE}$ to DQ Low-Z	t <sub>OEL</sub>	5		5		ns	5
$\overline{OE}$ Access Time	t <sub>OEA</sub>		35		55	ns	5
$\overline{OE}$ Data off Time	t <sub>OEZ</sub>		25		35	ns	5
Output Hold from Address	t <sub>OH</sub>	5		5		ns	5

### READ CYCLE, AC CHARACTERISTIC

(Over the Operating Range;  $V_{CC}=3.3V \pm 10\%$ )

PARAMETER	SYMBOL	120 ns access		150 ns access		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Read Cycle Time	$t_{RC}$	120		150		ns	5
Address Access Time	$t_{AA}$		120		150	ns	5
$\overline{CE}$ and CE2 Low to DQ Low-Z	$t_{CEL}$	5		5		ns	5
$\overline{CE}$ and CE2 Access time	$t_{CEA}$		120		150	ns	5
$\overline{CE}$ and CE2 Data Off time	$t_{CEZ}$		40		50	ns	5
$\overline{OE}$ Low to DQ Low-Z	$t_{OEL}$	5		5		ns	5
$\overline{OE}$ Access Time	$t_{OEA}$		100		130	ns	5
$\overline{OE}$ Data Off Time	$t_{OEZ}$		35		35	ns	5
Output Hold from Address	$t_{OH}$	5		5		ns	5

### READ CYCLE TIMING DIAGRAM



SEE NOTES

### WRITE CYCLE, AC CHARACTERISTICS

(Over the Operating Range;  $V_{CC}=5.0V \pm 10\%$ )

PARAMETER	SYMBOL	70 ns access		100 ns access		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Write Cycle Time	$t_{WC}$	70		100		ns	5
Address Setup Time	$t_{AS}$	0		0		ns	5
$\overline{WE}$ Pulse Width	$t_{WEW}$	50		70		ns	5
$\overline{CE}$ Pulse Width	$t_{CEW}$	60		75		ns	5
CE2 Pulse Width	$t_{CE2W}$	65	85			ns	5
Data Setup Time	$t_{DS}$	30		40		ns	5
Data Hold time	$t_{DH}$	0		0		ns	5
Address Hold Time	$t_{AH}$	5		5		ns	5
$\overline{WE}$ Data Off Time	$t_{WEZ}$		25		35	ns	5
Write Recovery Time	$t_{WR}$	5		5		ns	5


### WRITE CYCLE, AC CHARACTERISTICS

(Over the operating Range;  $V_{CC} = 3.3V \pm 10\%$ )


PARAMETER	SYMBOL	120 ns access		150 ns access		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Write Cycle Time	$t_{WC}$	120		150		ns	5
Address Setup Time	$t_{AS}$	0		0		ns	5
$\overline{WE}$ Pulse Width	$t_{WEW}$	100		130		ns	5
$\overline{CE}$ and CE2 Pulse Width	$t_{CEW}$	110		140		ns	5
Data Setup Time	$t_{DS}$	80		90		ns	5
Data Hold Time	$t_{DH}$	0		0		ns	5
Address Hold time	$t_{AH}$	0		0		ns	5
$\overline{WE}$ Data Off Time	$t_{WEZ}$		40		50	ns	5
Write Recovery Time	$t_{WR}$	10		10		ns	5



WRITE CYCLE TIMING, WRITE ENABLE CONTROLLED (SEE NOTE 5)



WRITE CYCLE TIMING,  $\overline{CE}$ ,  $CE2$  CONTROLLED (SEE NOTE 5)




### POWER-UP/DOWN CHARACTERISTICS

(Over the Operating Range;  $V_{CC}=5.0V \pm 10\%$ )

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
$\overline{CE}$ or $\overline{WE}$ at $V_{IH}$ , $CE2$ at $V_{IL}$ , Before Power-Down	$t_{PD}$	0			$\mu s$	
Vcc Fall Time: $V_{PF} (MAX)$ to $V_{PF} (Min)$	$t_F$	300			$\mu s$	
Vcc Fall time : $V_{PF} (MIN)$ to $V_{SO}$	$t_{FB}$	10			$\mu s$	
Vcc Rise Time: $V_{PF} (MIN)$ to $V_{PF} (MAX)$	$t_R$	0			$\mu s$	
Power-up Recover Time	$t_{REC}$			35	ms	
Expected Data Retention Time (Oscillator On)	$t_{DR}$	10			years	6,7

### POWER-UP/POWER-DOWN TIMING 5-VOLT DEVICE




### POWER-UP/DOWN CHARACTERISTICS

(Over the Operating Range;  $V_{CC}=3.3V \pm 10\%$ )

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
$\overline{CE}$ or $\overline{WE}$ at $V_{IH}$ , Before Power-Down	$t_{PD}$	0			$\mu s$	
Vcc Fall Time: $V_{PF}(MAX)$ to $V_{PF}(Min)$	$t_F$	300			$\mu s$	
Vcc Rise Time: $V_{PF}(MIN)$ to $V_{PF}(MAX)$	$t_R$	0			$\mu s$	
$V_{PF}$ to $\overline{RST}$ High	$t_{REC}$			35	ms	
Expected Data Retention Time (Oscillator On)	$t_{DR}$	10			years	6,7

### POWER-UP/DOWN WAVEFORM TIMING 3.3-VOLT DEVICE



### CAPACITANCE

( $t_A=25^\circ\text{C}$ )

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Capacitance on all input pins	$C_{IN}$			7	pF	
Capacitance on all output pins	$C_O$			10	pF	

### AC TEST CONDITIONS

Output Load: 100pF + 1TTL Gate

Input Pulse Levels: 0.0 to 3.0V

Timing Measurement Reference Levels:

Input: 1.5V


Output: 1.5V

Input Pulse Rise and Fall Times: 5ns

### NOTE:


1. Voltages are referenced to ground.
2. Typical values are at  $25^\circ\text{C}$  and nominal supplies.
3. Outputs are open.
4. Battery switchover occurs at the lower of either the battery terminal voltage or  $V_{PF}$ .
5. The CE2 control signal functions exactly the same as the  $\overline{CE}$  signal except that the logic levels for active and inactive levels are opposite.
6. Data retention time is at  $25^\circ\text{C}$ .
7. Each DS1743 has a built-in switch that disconnects the lithium source until  $V_{CC}$  is first applied by the user. The expected  $t_{DR}$  is defined for DIP modules as a cumulative time in the absence of  $V_{CC}$  starting from the time power is first applied by the user.
8. Real-Time Clock Modules (DIP) can be successfully processed through conventional wave-soldering techniques as long as temperatures as long as temperature exposure to the lithium energy source contained within does not exceed  $+85^\circ\text{C}$ . Post-solder cleaning with water washing techniques is acceptable, provided that ultrasonic vibration is not used.

### DS1743 28-PIN PACKAGE




PKG	28-PIN	
DIM	MIN	MAX
A IN. MM	1.470 37.34	1.490 37.85
B IN. MM	0.675 17.75	0.740 18.80
C IN. MM	0.315 8.51	0.335 9.02
D IN. MM	0.075 1.91	0.105 2.67
E IN. MM	0.015 0.38	0.030 0.76
F IN. MM	0.140 3.56	0.180 4.57
G IN. MM	0.090 2.29	0.110 2.79
H IN. MM	0.590 14.99	0.630 16.00
J IN. MM	0.010 0.25	0.018 0.45
K IN. MM	0.015 0.43	0.025 0.58

### DS1743P




PKG	INCHES		
DIM	MIN	NOM	MAX
A	0.920	0.925	0.930
B	0.980	0.985	0.990
C	—	—	0.080
D	0.052	0.055	0.058
E	0.048	0.050	0.052
F	0.015	0.020	0.025
G	0.025	0.027	0.030

## DS1743P WITH DS9034PCX ATTACHED



PKG	INCHES		
DIM	MIN	NOM	MAX
A	0.920	0.925	0.930
B	0.955	0.960	0.965
C	0.240	0.245	0.250
D	0.052	0.055	0.058
E	0.048	0.050	0.052
F	0.015	0.020	0.025
G	0.020	0.025	0.030

### RECOMMENDED POWERCAP MODULE LAND PATTERN



PKG DIM	INCHES		
	MIN	NOM	MAX
A	–	1.050	–
B	–	0.826	–
C	–	0.050	–
D	–	0.030	–
E	–	0.112	–